

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY-GURUJADA VIZIANAGARAM
II B. Tech I Semester Supplementary Examinations, November – 2024
SWITCHING THEORY AND LOGIC DESIGN
(ECE)

Time: 3 hours**Max. Marks: 70**

***Answer any FIVE Questions
ONE Question from Each unit
All Questions Carry Equal Marks

- | | | |
|---|--|------------|
| 1 | <p>a) Convert the following</p> <p>i) $(1000)_2 = ()_{\text{gray}}$</p> <p>ii) $(100001001.1101)_2 = ()_8$</p> <p>iii) $(22.64)_{10} = ()_{16}$</p> <p>iv) $(A72E)_{16} = ()_8$</p> <p>b) Perform the subtraction using 1's complement and 2's complement method</p> <p>i) $(5C)_{16} - (3F)_{16}$</p> <p>ii) $(C0)_{16} - (7A)_{16}$</p> <p style="text-align: center;">(OR)</p> | [7] |
| 2 | <p>a) Realize 2 input X-OR and X-NOR gate using minimum number of NAND gates</p> <p>b) If the Hamming code sequence of 1100110 is transmitted, consider any one position as error at receiving end and locate the position of error if any.</p> | [7]
[7] |
| 3 | <p>a) Simply $F = \sum m(0, 1, 3, 7, 10, 12) + d(14, 15)$ and implement using minimum number of NOR gates.</p> <p>b) Design 4 bit adder subtractor circuit</p> <p style="text-align: center;">(OR)</p> | [7]
[7] |
| 4 | <p>a) Find the reduced POS form of the function, $F(A, B, C, D) = \sum m(1, 3, 7, 9, 11, 15)$</p> <p>b) Design a BCD adder and explain its operation</p> | [7]
[7] |
| 5 | <p>a) Implement $f(A, B, C, D) = \sum(0, 1, 4, 5, 6, 7, 9, 10, 12, 13, 15)$ using PLA and explain its procedure.</p> <p>b) A combinational circuit is defined by the functions</p> <p style="text-align: center;">$F_1(A, B, C) = \sum(3, 5, 6, 7)$ and</p> <p style="text-align: center;">$F_2(A, B, C) = \sum(0, 2, 4, 7),$</p> <p>Implement the circuit with a PLA having three inputs, four product terms, and two outputs.</p> <p style="text-align: center;">(OR)</p> | [7]
[7] |
| 6 | <p>a) Design 5 to 32 decoder using one 2 to 4 decoder and four 3 to 8 decoders.</p> <p>b) Implement the following Boolean function using 8:1 Multiplexer</p> <p style="text-align: center;">$F(A, B, C, D) = \sum m(0, 1, 3, 4, 8, 9, 15)$</p> | [7]
[7] |
| 7 | <p>a) Convert SR Flip Flop to T Flip Flop and JK Flip Flop to SR Flip Flop</p> <p>b) Explain the race around condition in J-K flip-flop and give a method to eliminate it.</p> | [7]
[7] |

(OR)

- 8 a) What is shift register? Explain with the help of block diagram 4-bit register with parallel load. [7]
 b) Demonstrate the operation 4-stage ring counter using D-flip flops. [7]
- 9 a) Design a sequence detector which detects sequence '1010' for Mealy machine in overlapping. [7]
 b) Design a sequence detector which detects sequence '1101' for Moore machine in overlapping. [7]
- (OR)
- 10 a) What are the difference between Mealy and Moore Machine [7]
 b) Discuss about finite state machine, state diagram, and state table. [7]
